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Abstract- A new Cellular Neural Network model is proposed 
which allows simpler and faster VLSI implementation than 
previous models. Current-mode building hlocks are presented 
for the design of CMOS image preprocessing chips (feature 
extraction, noise filtering, compound component detection, 
etc.) using the cellular neural network paradigm. Area evalua- 
tion for the new model shows a reduction of about 50% as com- 
pared to the use of current-mode techniques with conventional 
models. Experimental measurements of CMOS prototypes 
designed in a 1.6pm n-well double-metal single-poly technol- 
ogy are reported. 
I. INTRODUCTION 
Cellular Neural Networks (CNN) consist of arrays of clc- 
mentary processing units (cells). each one connected only to a 
set of adjacent cells (iwighhors). The reduced conncctivity 
allows high cell density in terms of silicon area. and Eicililatcs 
CNN physical design. For thc class of tmislotioiicill~ iir\wri(iirt 
CNNs. in which all inner cells rue identical. programm;ibilily 
can be incorporated withour a significant routing cost. by just 
adding a few global control lines. onc pcr weight. CNN prop- 
erties. and its application to image processing. pattcrn 
recognition. motion detection. etc.. have bccn covered in dif- 
ferent papers. for instance [ 1-91. This communication focuses 
on CNN VLSI implementation. of which little literaturc is 
available [10.11]. First. a new CNN mathematical modcl is 
presented which exhibits some advantages for VLSI implc- 
mentation as compared to the conventional model duc to Chua 
and Yang [ I ] .  Then. we consider Ihc implementation of this 
model in current domain. Since CNN's are basically rrimcd lo 
image processing applications. and primary output of image 
sensor deviccs (phototransistors [ 121) is currcnt. this implc- 
mentation style is advantageous as compared to previous pro- 
posals. wherc cell input signals arc voltages. Thc results 
obtained show better arca. power and spccd Ligurcs than prcvi- 
ous CNN implementation techniques. 
11. EXTENDED RANGE CNN MODEL 
Previously reported CNN IC dcsign approachcs focuscd on 
the use of gn,-C techniques for thc implemcnlation of thc 
Chua-Yang's cell circuit model [I] .  shown in Fig.1. whosc 
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dynamic is givcn by Ihc following sct of nonlinciu statc-equa- 
lions, 
VCE g!D 
where N,.(c) represents thc cpII rreighhortrood. including cell I' 
itself. qD is thc nct grid dottitiin. and thc c d l  oiitpiits ( J ~ )  arc 
obtained from the store wr iohl i~s ,  .id, by thc following nonlin- 
car function. 
The coefficicnls A/ mu/ R; . with d E N , ( r ) ,  can bc arranged 
in two matriccs A' and I)'. callcd thcfiw1htic.k and wiitrol / m -  
plotes rcspcclivcly. whilc il' is known ;IS thc 0fl.w term. Thc 
lime constant T is assumcd invari;int from ccll to ccll. For trans- 
lalionally invariant CNNs. thc offsct tcrm and Ihe entries of A 
and I3 arc also ccll-invariant. 
Compulational propcrtics of this modcl rcly on its ability to 
yicld. forArr>l.  Iwo slahlc cquilihrium points separated by an 
inslahilily rcgion. and in Ihc possibility of modifying the stablc 
point allraction rcgions hy changing thc ncighbor contribu- 
lions, 
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Fig. 1:  Cliua-Yiing CSN Ccll Circuil Modcl ( 1  I. 
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This is illustrated in Fig.2. showing the ~(d?/dt)  vs. f char- 
acteristic for the different qualitative situations possible. The 
displayed dynamic mutes show that the attraction region for 
the equilibrium point on the right (equilibrium points are at the 
intersection of the characteristics to the horizontal axis) 
becomes narrower for I decreasing; for / = I l .  this point 
becomes virtual. A similar situation happens for the equilib- 
rium point on the left, in case I increases. 
Analog VLSI implementation of (1) must handle different 
variation ranges for the state and the output variables. as illus- 
trated in Fig.2: while output variables are restricted to [-1.11 
by (2). state variable excursions are not constrained. although 
it can be shown [ 11 that they remain bounded by the following 
normalized maximum value, 
which. for typical templates, ranges between 5 and 10. Thus, in 
the previously reported g,-C circuits [ 10, 111. where all resis- 
tive components in Fig.1 are realized by differential input 
transconductors. largely different biasing conditions and 
design equations must be considered for the transconductors, 
thus complicating the sizing process and yielding non-opti- 
mum power consumption and area figures. 
A new continuous time (CT) CNN cell model is proposed 
here to overcome drawbacks of (1) while preserving its com- 
putational properties. The cell state equation for this new 
model is given by. 
VC€ ip 
where g(.) is a three pieces piecewise linear characteristics 
given by. 
--NZ(XC+1) + 1  s r < - l  
- nz (XC - 1) - 1 .IC > 1 
g (xC) = lim { -s otiierwise (6) 
This model yields two stable equilibrium points separated 
by an instability region. as (1) does. Also as in (1). the attrac- 
m -+ - 
Fig. 3: Dynamic Routes for the proposed CNN model: /,</,cO<13c/,. 
tion region for the stable equilibria can bc modified by chang- 
ing the I parameter. This is illustrated in Fig.3. As a difference 
to (1). in the new model all variables have the same variation 
range, what. when it comes to silicon. is very appealing to 
reduce power and ccll area and to simplify thc design process. 
Larger produclion yields are also found for circuits based on 
this new model. specially when dealing with low voltage tech- 
nologies. 
111. CURRENT MODE BASIC BUILDING BLOCKS 
The operations required for the implcmentation of ( 5 )  and 
(6) are: sirmntntioti. weighted replication. rionlinenr linutatioa 
and ititegrotioti. In current-modc. summation is simply 
achieved by routing signals to a common node. Weighted rep- 
lication is obtained by using ritrretit niirrws. I n  MOS technol- 
ogies. the scaling factor is controlled by lransistor sizes. Since 
in current mirrors currents always flow in the .same direction, 
bias-shifting is required to allow for the symmetric existence- 
interval of the variables. These concepls arc illustrated in 
FigA(a) and (b). Scvcral output currents with Ihc same or dif- 
ferent scaling factors can be obtained by using different output 
transistors. 
Nonlinear limilalion is also obtained using current mirrors. 
In FigA(b). a saturation nonlinearity appears as a result of the 
cut-off of thc inpul Icinsistor. By cascading two of these struc- 
tures. the nonlinenrity in  (2) is obtained. as shown in F i g 5  
Finally. a current-mode lossy integrator can be easily implc- 
mentcd by exploiting reactive parasitic behavior of a current 
mirror. as illustralcd i n  Fig.6. whose small signal behavior is 
dcscribcd by the following equation, 
where '5 is givcn by '5=CIg,,,, g, bcing the small signal 
transconductance of the transistors in the current mirror. Under 
Fig. 2 :  Dynam'ic Routes for the Chua-Yang CNN model: /,</<Ocf,</,. Fig. 4: a) MOS cument mirror: h) MOS current mirror with hias shifting. 
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Fig. 5: Implementation of the nonlinear operator/(*) 
large signal operation, the lossy integrator time constant 
becomes a function of the output current (through g,,,). How- 
ever. it  can be shown that this nonlincarity does not alter thc 
computational properties of current-mode CNNs. but just pro- 
duces slight changes in the transient response. 
Current saturation at the lossy integrator output can bc 
exploited for the implementation of the nonlincarity requircd 
in the new model. given by (6). Notc that bias currcnt in thc 
integrator of Fig.6 determines the lower extreme of the state 
variable range (I, > -IQ).  The upper extreme is determined by 
the loading device. Thus. by using the same bias currcnt la for 
this loading device, we force the integrator output current to 
remain confined inside the interval [-/a. la]. thus having a 
very simple way to implement (6). Notc also that. sincc output 
and state variables are confined to thc s;imc interval. the phys- 
ical implementation of (2) is not required. 
The above mentioned building blocks can also be realized 
by enhanced CMOS mirrors (sclf-biased cascodc. cascodc. 
servo-mirrors. etc.), as can be required to reduce crrors due to 
finite Early voltages. The resulting area and speed p e n a h -  
tions arc usually not severe. 
IV. CELL ARCHITECTURE 
Fig.7 shows a conceptual diagram for a CNN cell, according 
to either (1) or (5 ) .  Weighted replication is achieved with the 
circuit in Fig.4(b). When sign inversion is required. an addi- 
tional replication stage is cascaded. For the realization of ( 5 ) .  
the nonlinear operator is implcmentcd by properly 1o;iding the 
inlegrator block, and hence, the nonlinear opcraor block is not 
required. 
For simplicity, 1/0 circuitry has not been included in thc dia- 
gram in Fig.7. Initial state values ~ " ( 0 )  and extenlid inputs 14' 
can be electrically set, or optically transmitted using photoac- 
live devices [ 121. Output of each cell can be evaluated wilh thc 
help of an additional replication branch. Furthcr I/O consider- 
ations are needed to reduce pinagc of 1;ugc-ncl chips. 
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Fig. 7:  Generic currcnt-nioclc CNS ccll architecture 
Note that weighted replication is pcrformcd at the output of 
each cell. In other words. cach ccll produccs a different output. 
with the required weight. for each neighbor. At each cell. 
neighbor contributions arc added at thc input node as they are 
rcceived. In order to avoid confusion whcn dcsigning currcnt- 
mode CNNs. it is convenient to work with ncw template m:itri- 
ces. obtaincd interchanging A;' by A," and R," by Bde. 
Fig.8(a) shows the complete cell schcmatic of ;i conncctcd 
componcnt detection (CCD) CNN 161. using singlc transistor 
mirrors. For thc sakc of illustration. T;ihlc I givcs thc tolal ccll 
;irca for differcnt tcmplatcs in ;I I .6pm CMOS technology, cor- 
responding to the usc of currcnt-mode techniques for the 
implemcntalion of both thc Chu;i-Yang and the extended rangc 
model. Cascodc transistors with Wdpm and L=.3.2pm arc 
used for the currcnt mirror building blocks. as illustratcd in 
Fig.S(b). Although data in Triblc I docs not includc thc arcs 
occupied by thc initializ;i1ion circuilry; approximatc pixcl-dcn- 
sitics r:vigc from 60 to 160 cclls/mm- (dcpcnding on thc par- 
licular lemplalc) whcn the proposcd inodcl is uscd. 
V. EX IW I MENTA I .  Rlisui :Is 
Experimental rcsults of ;I CCD CNN prototype, dcsigned in 
a 1.6pm double-mct;il singlc-poly CMOS technology, arc 
summarizcd hcrc. Thc dcsign actually includes two prototypes. 
cach with sixtccn cclls in  ;I row. First protolypc (PI) corrc- 
sponds to thc schcm:rtic i n  Fig.#(:!) whilc thc second otlc (P2) 
corresponds lo Ihc convcntion;rl CNN model by Chua and 
Yang. Both prototypes wcrc dcsigned using thc currcnl-modc 
tcchniquc describcd :rbovc. 
Design proccss bcgins by choosing ;I rorirrrr? birrs riirtm/ 
( I q )  which in our casc W;IS 2pA. A cuimil mirror capable of 
driving ?la and a I Q  currcnt sourcc must thcn bc dcsigned. 
C:iscodc structurcs wcrc uscd i n  our dcsign to implcmcnt both 
the currcni mirror and rhc currcnl sourcc. All transistors had 
Fig. 6:  Lossy integrator. Fig. 8 :  a)  Schcnwtic id ;I CSS ccll for CCI): h )  CilsciXIc struclure. 
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